

SILICON CONTROLLED RECTIFIERS

71RIA, 81RIA SERIES Power Silicon Controlled Rectifiers


Types : 71RIA10-71RIA160, 81RIA10-81RIA160

FEATURES

- ❖ All diffused series.
- ❖ High di/dt and dv/dt capabilities.
- ❖ Reliable blocking at elevated temperature.
- ❖ High surge current rating.
- ❖ High I²t capability.
- ❖ Excellent dynamic characteristics.

THERMAL MECHANICAL SPECIFICATIONS

R _{thjc}	Maximum thermal resistance junction-to-case DC operation	71RIA	81RIA
		0.35°C/W	0.3°C/W
R _{thcs}	Contact thermal resistance case-to-sink	0.1°C/W	
T _J	Junction operating temp. range	-40°C to +125°C	
T _{stg}	Storage temperature range	-40°C to +150°C	
	Mounting torque (Non-lubricated threads)	13 Nm. Min. 16 Nm. Max.	
	Approximate weight	100 gms.	



ELECTRICAL RATINGS

TYPE	71RIA / 81RIA	10	20	40	60	80	100	120	160
V _{DRM}	Max. repetitive peak off state voltage (V)	100	200	400	600	800	1000	1200	1600
V _{RRM}	Max. repetitive peak reverse voltage (V)	100	200	400	600	800	1000	1200	1600
V _{RSM}	Max. non-repetitive peak reverse voltage (V)	150	300	500	700	900	1100	1300	1700
I _{RM} & I _{DM}	Max. peak reverse & off state current @ rated V _{DRM} & V _{RRM} 125°C -mA	20	15	15	15	15	15	15	15

SILICON CONTROLLED RECTIFIERS

71 RIA, 81 RIA SERIES

ELECTRICAL SPECIFICATIONS

	ON-STATE	71RIA	81RIA	Units	Conditions
$I_{T(RMS)}$	Max. RMS on-state current	110	125	A	
$I_{T(AV)}$	Max. average on-state current	70	80	A	180° half sine wave conduction.
	@ max T_C	80	85	°C	
I_{TSM}	Max. peak one cycle non-repetitive surge current	1200	1597	A	50 Hz half cycle sine wave or
I^2t	Max. I^2t capability for fusing	7200	12752	A ² S	t = 10 ms initial $T_J = 125^\circ\text{C}$
V_{TM}	Max. peak on-state voltage	1.80	--	V	$T_J = 25^\circ\text{C}$, $I_{T(AV)} = 70\text{A}$ (220A peak)
		--	1.60	V	$T_J = 25^\circ\text{C}$, $I_{T(AV)} = 80\text{A}$ (251A peak)
I_H	Max. holding current	200	150	mA	$T_C = 25^\circ\text{C}$, anode supply = 12V, initial $I_T = 3\text{A}$
$V_{T(TO)}$	Threshold Voltage	0.97	0.85	V	$T_J = T_J \text{ max.}$
rT	Onstate slop resistance	4.10	3.50	m Ω	$T_J = T_J \text{ max.}$

BLOCKING

dv/dt	Min. critical rate-of-rise of off-state voltage	500	500	V/ μs	$T_J = 125^\circ\text{C}$. Exponential to 100% rated V_{DRM} $T_J = 125^\circ\text{C}$. Exponential to 67% rated V_{DRM} Gate open circuited.
-------	---	-----	-----	------------------	---

SWITCHING

t_d	Typical delay time	1	1	μs	$T_C = 25^\circ\text{C}$, $V_{DM} = \text{rated } V_{DRM}$, $I_{TM} = 50\text{A}$ dc resistive circuit, Gate pulse : 10V, 25 Ω source $t_p = 6 \mu\text{s}$, $t_r = 0.1 \mu\text{s}$
di/dt	Max non-repetitive rate of rise of turned-on current	100	100	A/ μs	$T_C = 125^\circ\text{C}$, $V_{DM} = \text{rated } V_{DRM}$, $I_{TM} = 2 \times \text{di/dt}$; snubber 0.2 μF , 15 Ω , Gate pulse : 20V, 65 Ω , $t_p = 6 \mu\text{s}$, $t_r = 0.5 \mu\text{s}$, per JEDEC Standard RS-397, 5.2, 2.6 max.
t_q	Typical turn-off time	110	350	μs	$T_C = 125^\circ\text{C}$, $I_{TM} = 50\text{A}$, commutating di/dt = -5 A/ μs , min V_R during turn-off interval = 50 V, dv/dt = 20 V/ μs linear to rated V_{DRM} Gate bias : 0V, 25 Ω

SILICON CONTROLLED RECTIFIERS


71 RIA, 81 RIA SERIES

TRIGGERING

P_{GM}	Max. peak gate power	10	12	W	$t_p \leq 5ms$
$P_{G(AV)}$	Max. average gate power	2.5	3.0	W	
$+I_{GM}$	Max. peak positive gate current	2.5	3.0	A	
$+V_{GM}$	Max. peak positive gate voltage	20	20	V	
$-V_{GM}$	Max. peak negative gate voltage	10	10	V	
I_{GT}	Max. required DC gate current to trigger	100	100	mA	$T_c = 25^\circ C$ Max. required gate trigger current is the lowest value which will trigger all units with 6V anode-to-cathode.
V_{GT}	Max. required DC gate voltage to trigger	2.5	2.5	V	$T_c = 25^\circ C$ Max. required gate trigger voltage is the lowest value which will trigger all units with 6V anode-to-cathode.
V_{GD}	Max. DC gate voltage not to trigger	0.2	0.25	V	$T_c = 125^\circ C$ Max. gate current or voltage not to trigger is the maximum value which will not trigger any unit with rated V_{DRM} anode-to-cathode.
I_{GD}	Max. DC gate current not to trigger	5.0	6.0	mA	

SILICON CONTROLLED RECTIFIERS

ORDER INFORMATION TABLE



- ① - Current Code
- ② - RIA - Essential part number
- ③ - Voltage Rating (See table)
- ④ - None - Stud 1/2" 20UNF 2A Threading
M - Stud M16 x 1.5P Metric Threading

SILICON CONTROLLED RECTIFIERS

71 RIA & 81 RIA SERIES




Fig. 1 - Current Rating Nomogram (Sinusoidal Waveforms, 40-400 Hz), 71RIA Series




Fig. 2 - Current Rating Nomogram (Rectangular Waveforms, 40-400 Hz), 71RIA Series




Fig. 3 - Current Rating Nomogram (Sinusoidal Waveforms, 40-400 Hz), 81RIA Series

SILICON CONTROLLED RECTIFIERS

71RIA & 81RIA SERIES




Fig. 4 - Current Rating Nomogram (Rectangular Waveforms, 40-400 Hz), 81RIA Series




Fig. 5 - Average On-state Current Vs. Maximum Allowable Case Temperature (Sinusoidal Current Waveform), 71RIA Series




Fig. 6 - Average On-state Current Vs. Maximum Allowable Case Temperature (Rectangular Current Waveform), 71RIA Series




Fig. 7 - Average On-state Current Vs. Maximum Allowable Case Temperature (Sinusoidal Current Waveform), 81RIA Series




Fig. 8 - Average On-state Current Vs. Maximum Allowable Case Temperature (Rectangular Current Waveform), 81RIA Series

SILICON CONTROLLED RECTIFIERS

71RIA & 81RIA SERIES




Fig. 9 - Maximum On-state Power Loss Vs. Average On-state Current (Sinusoidal Current Waveform), 71RIA Series




Fig. 10 - Maximum On-state Power Loss Vs. Average On-state Current (Rectangular Current Waveform), 71RIA Series




Fig. 11 - Maximum On-state Power Loss Vs. Average On-state Current (Sinusoidal Current Waveform), 81RIA Series




Fig. 12 - Maximum On-state Power Loss Vs. Average On-state Current (Rectangular Current Waveform), 81RIA Series




Fig. 13 - Maximum Instantaneous On-state Voltage Vs. Instantaneous On-state Current, 71RIA Series




Fig. 14 - Maximum Instantaneous On-state Voltage Vs. Instantaneous On-state Current, 81RIA Series

SILICON CONTROLLED RECTIFIERS

71RIA & 81RIA SERIES




Fig. 15 - Gate Characteristics 71RIA & 81RIA Series




Fig. 16 - Maximum Transient Thermal Impedance Vs. Square Wave Pulse Duration, 71RIA Series




Fig. 17 - Maximum Transient Thermal Impedance Vs. Square Wave Pulse Duration, 81RIA Series




Fig. 18 - Maximum Non-Repetitive Surge Current Vs. Pulse Train Duration, 71RIA Series




Fig. 19 - Maximum Non-Repetitive Surge Current Vs. Pulse Train Duration, 81RIA Series